


Digital logic

Gates:


1.  NOT Gate

2.  AND Gate

3.  OR Gate

4.  NAND Gate

5.  NOR Gate

6.  XOR Gate

7.  X-NOR Gate

$\overline{A.B}$
 $\overline{A+B}$
 $\overline{A+B}$
 $\overline{A+B}$
 $\overline{A.B}, \overline{A.B}$
 Multiplexer
 Decoder + OR logic

No. of NAND & NOR for
 Other gates

	NAND	NOR
NOR	1	1
AND	2	3
OR	3	2
X-OR	4	5
X-NOR	5	4
NAND	1	4
NOR	4	1

→ Even no. of not gates - Buffer / Inverter

→ Odd no. of not gates - Inverter

* $T = 2, 3 \mu s$

* $f = \frac{1}{2 \mu s}$

$n = \text{no. of not gate in loop}$

PTL - floating terminal = 1

ECL - floating terminal = 0

→ NAND, NOR are universal logic and

follow Commutative law, but not
associative.

→ Except NAND, NOR remaining all follow
Commutative and Associative both

No. of NAND Gates Required:

Case 1: $A.B.C.D \dots$

$NAND = (2n-2) + k$, $NOR = (3n-3) - k$
 Complement
 Variable

Case 2: $A+B+C+D \dots$

$NAND = (3n-3) - k$, $NOR = (2n-2) + k$

Case 3: $f = AB+CD \Rightarrow 3 \text{ gates}$

Case 4: $\overline{A.B} + A.B \Rightarrow \text{XOR} = 4 \text{ gates}$

Case 5: $f = (A+B).(C+D) \Rightarrow 3 \text{ gates}$

$A \oplus A = 0$ (for even) $\rightarrow$ X-OR Gate Output will be high when odd no. of 1s are connected in the input. So also called odd no. of 1s detector.

$A \oplus A \oplus A = A$ for odd

$$A \oplus 0 = A$$

$$A \oplus 1 = \bar{A}$$

$$A \oplus \bar{A} = 1$$

$\rightarrow$ X-NOR is also called even parity detector / equivalent logic.

Functions

SOP

POS

- Sum of products

- product of sums

$$f(A, B) = AB + \bar{A}\bar{B}$$

$$f(A, B) = (A + \bar{B})(\bar{B} + \bar{A})$$

$\Rightarrow$ Standard Canonical form: Each term should contain all the variables.

Distributive Theorem

$$(A+B)(A+C)$$

$$= A.A + A.C + B.A + B.C$$

$$= A + AC + AB + BC$$

$$= A(1+C+B) + BC$$

$$= A + BC$$

Consensus Theorem

$$\bar{A}B + \bar{A}C + (BC) \text{ Redundant term}$$

$$= \bar{A}B + \bar{A}C + (\bar{A} + A)BC$$

$$= \bar{A}B + \bar{A}C + \bar{A}BC + ABC$$

$$= \bar{A}B(1+C) + \bar{A}C(1+B)$$

$$= \bar{A}B + \bar{A}C$$

- 3 variable functions

- Each term consist of 2 variables

- Each variable repeated twice except one, in that one variable repeated in complement form.

Transpose Theorem

$$(A+B)(\bar{A}+C)$$

$$= A\bar{A} + AC + \bar{A}B + BC$$

$$= A\bar{A} + \bar{A}B + BC$$

$$= AC + \bar{A}B$$

De Morgan's Law

$$\overline{ABC} = \bar{A} + \bar{B} + \bar{C}$$

$$\overline{A+B+C} = \bar{A} \cdot \bar{B} \cdot \bar{C}$$

- break the bar

and change the sign.

$\rightarrow$ bits or variables: 2^n distinct expressions can be formed

2^n minterms

2^n maxterms

K-map Rule: Make less no. of groups but bigger groups.

Implicants: Total no. of min terms (1s in k-map).

Prime implicants: Total no. of possibilities of formation of groups.

Essential prime implicants: If there are 2 answers for a boolean expression then the terms common in both of them are called EPI.

Reduced prime implicants: Terms that are not essential prime implicants.


Dual: Converts from the logic to the logic and vice versa.

1 $\longleftrightarrow$ 0
AND $\longleftrightarrow$ OR
• $\longleftrightarrow$ +
NAND $\longleftrightarrow$ NOR
XOR $\longleftrightarrow$ XNOR
Buffer $\longleftrightarrow$ Buffer
Inverter $\longleftrightarrow$ Inverter

Combinational Circuit Design

1. Find # inputs and # outputs
2. Write the truth table
3. Write logical expressions
4. Minimize logical expressions
5. Hardware Implementation

2 Bit Comparator:



$$X (A > B) = A_1 \bar{B}_1 + (A_1 \odot B_1) A_0 \bar{B}_0$$

$$Y (A < B) = \bar{A}_1 B_1 + (A_1 \odot B_1) \bar{A}_0 B_0$$

$$Z (A = B) = (A_1 \odot B_1) (A_0 \odot B_0)$$

N-bit Comparators

$$\text{Total conditions} = 2^{2N}$$

$$\text{Equal conditions} = 2^N$$

$$\text{Unequal conditions} = 2^{2N} - 2^N$$

$$\text{Greater = Less} = \frac{2^{2N} - 2^N}{2}$$

3 Bit Comparator:

$$X (A > B) = A_2 \bar{B}_2 + (A_2 \odot B_2) A_1 \bar{B}_1 + (A_2 \odot B_2) (A_1 \odot B_1) A_0 \bar{B}_0$$

$$Y (A < B) = \bar{A}_2 B_2 + (A_2 \odot B_2) \bar{A}_1 B_1 + (A_2 \odot B_2) (A_1 \odot B_1) \bar{A}_0 B_0$$

$$Z (A = B) = (A_2 \odot B_2) (A_1 \odot B_1) (A_0 \odot B_0)$$

↓ NOT, AND, OR $\Rightarrow$ One 2×1 mux Required

↓ NAND, NOR, XOR, X-NOR $\Rightarrow$ Two 2×1 mux required.

BCD: Binary coded decimal.

- Weighted code
- Not a Self Complement code
- Decimal no represented by 4 bits

Excess -3 Code

- It is not a weighted code
- Self Complemented code

Half Subtractor:

$$\text{Diff} = A \oplus B$$

$$\text{Borrow} = \overline{A}B$$

NAND/NOR = 5 required

Full Subtractor

$$\text{Difference} = A \oplus B \oplus C$$

$$\begin{aligned}\text{Borrow} &= (\overline{A} \oplus \overline{B})C + \overline{A}B \\ &= \overline{A}B + \overline{A}C + BC\end{aligned}$$

NAND/NOR required = 9

1 Full Subtractor = 2 Half Subtractor + 1 OR Gate

Encoder: Any circuit used to Convert any code to Binary.

Decoder: Circuit used to Convert binary to any other code.

Half-Adder: 2 bit adder

$$\text{Sum} = A \oplus B$$

$$\text{Carry} = AB$$

NAND/NOR Gate Req. = 5

Full Adder: 3 bit adder

$$\text{Sum} = A \oplus B \oplus C$$

$$\text{Carry} = (A \oplus B)C + AB$$

NAND/NOR gate required = 9

1 Full Adder = 2 Half Adder + 1 OR Gate

Serial Adder: Slower adder.

$$T = n \cdot T_{\text{delay}}$$

$\downarrow$ no of bits $\rightarrow$ delay of adder

Parallel Adder: Ripple carry adder.

$$T = (n-1)T_{\text{carry}} + \max\{T_{\text{sum}} + T_{\text{carry}}\}$$

Look Ahead Carry Adder

$$C_{i+1} = C_i + P_i C_i$$

$\downarrow$ Carry generating term

$\downarrow$ Carry propagating term

	Store	Retrieve	Total
SISO	n	n-1	2n-1 $\rightarrow$ Slower
SIPO	n	0	n
PISO	1	n-1	n
PIPO	1	0	1 $\rightarrow$ faster

Counters: to count no of clock.

- used as frequency divider circuit

- used in analog to digital converter

- also known as pulse stretcher circuit

Asynchronous Counter

(1.) One FF having external clock & o/p of that is clock for next.

(2.) Slower.

(3.) Only $\uparrow$ and $\downarrow$ counting possible.

(4.) Transition error.

Synchronous Counter

All FFs are connected with the same clock.

Faster

All types of counting possible.

No transition error.

Max no. of states = $2^{\text{no of FFs}}$

Modulus of Counter: Total

no of states used by the counter

- $u \rightarrow$ up counter

- $d \rightarrow$ down counter

* Feedback reduce no of states.

N-bit asynchronous Counter

$\rightarrow T_{clk} \geq n \cdot \tau_{paff}$

$\rightarrow f_{clk} \leq \frac{1}{n \cdot \tau_{paff}}$

Series Carry Synchronous Counter

$\rightarrow T_{clk} \geq T_{paff} + (N-2)T_{pdAND}$

$\rightarrow f_{clk} \leq \frac{1}{T_{paff} + (N-2)T_{pdAND}}$

* N-bit Ring Counter MOD = N

N-bit Johnson Counter

MOD = $2N$

Unused = $2^N - 2N$

Parallel Carry Synchronous Counter

$\rightarrow T_{clk} \geq T_{paff} + T_{pdAND}$

$\rightarrow f_{clk} \leq \frac{1}{T_{paff} + T_{pdAND}}$

'n' bit Latch:

for carry block $\rightarrow$ No. of AND Gate: $\frac{n(n+1)}{2}$

$\rightarrow$ No. of OR Gate: n .

Latch: Basic memory element

- level triggered
- they have 2 outputs which are complement of each other.

Flip flop: latch circuit control phenomena.

SR Flip flop (Set-Reset flip flop)

Q_n	Q_{n+1}	S	R
0	0	0	x
0	1	1	0
1	0	0	1
1	1	x	0

$$Q_{n+1} = S + \bar{R}Q_n$$

JK Flip flop (Universal flip flop)

Q_n	Q_{n+1}	J	K
0	0	0	x
0	1	1	x
1	0	x	1
1	1	x	0

$$Q_{n+1} = J\bar{Q}_n + \bar{K}Q_n$$

1. ——— the level triggered

2. ——— the level triggered

3. ——— the edge triggered

4. ——— the edge triggered

* Level triggered JK flip flop suffers from "Race Around" Problem

* To avoid "Race Around Problem"

1. $T_{pw} < T_{pd} < T_{ck}$

2. By master slave FF

D flip flop

D	Q_n	Q_{n+1}
0	0	0
0	1	0
1	0	1
1	1	1

$$\Rightarrow Q_{n+1} = D$$

T- Flip flop

T	Q_n	Q_{n+1}
0	0	0
0	1	1
1	0	1
1	1	0

$$\Rightarrow Q_{n+1} = T \oplus Q_n$$

Designing Flip Flop

1. Characteristic table of desired FF
2. Excitation table of avail. FF
3. Logical expr.
4. Minimization
5. Hardware implementation.

- * To store n bits minimum 'n' FF are required.
- * Generally D-Flip Flops are used to design registers.

Base (Radix) : Total no of digits used in the system.

- * Decimal Numbers — Base 10
- * Binary Numbers — Base 2
- * Octal Numbers — Base 8
- * Hexadecimal numbers — Base 16

Decimal to any base conversion

r	a_3	a_2	a_1	a_0
				b_0
				b_1
				b_2
				b_3

↑ Remainder
del

Any base to decimal :

$$\text{decimal} = \sum (\text{digit} \times \text{base}^{\text{dig.no.}})$$

→ 1's Complement range : (-2^{n-1}) to (2^{n-1})

→ 2's Complement range : (-2^{n-1}) to $(2^{n-1}-1)$